

Experimental Characterization of the Output Stage of a Functional Electrical Stimulator Based on a Howland Current Source

T. P. Silva

Laboratório de Engenharia Biomédica

Centro Universitário FEI

São Bernardo do Campo, Brazil

tpsilva@fei.edu.br

Abstract—Functional Electrical Stimulation (FES) systems require predictable current control to ensure repeatable clinical outcomes and stable embedded control. This paper characterizes the relationship between digital-to-analog converter (DAC) control voltage and output current in a Howland current-source output stage based on the STIMGRASP FES architecture. As this architecture lacks real-time current feedback, the output stage operates in an open-loop configuration. Therefore, for experimental characterization only, stimulation current was measured externally using a shunt resistor. Dedicated firmware was developed to generate DAC ramps under multiple resistive load conditions. After excluding compliance-limited samples, linearity and regression analyses were performed. Pearson and Spearman correlation coefficients were < -0.999 for all loads, confirming highly linear and monotonic behavior in the selected operating region. A single global linear model was identified for use as an embedded DAC estimation model. Finally, this work quantifies how load-dependent compliance limits may compromise predictability in the absence of feedback, providing a characterization that complements the original STIMGRASP investigation.

Index Terms—Functional Electrical Stimulation, Howland current source, linearity analysis, open-loop control.

I. INTRODUCTION

Functional Electrical Stimulation (FES) systems electrically activate peripheral nerves in order to assist or restore motor functions in rehabilitation and assistive applications [1-2]. FES uses electrical pulses to evoke muscle contractions for functional assistance or rehabilitation. Stimulation systems typically allow the configuration of pulse amplitude, width, frequency, and waveform shape. Among these variables, amplitude control is particularly important because it is directly associated with the recruited neuromuscular response, user comfort, and repeatability of the stimulation protocol [3]. For this reason, the relationship between the embedded command variable and the actual output current must be experimentally characterized.

This work is related to the STIMGRASP FES master's thesis developed at Centro Universitário FEI by Barelli, which proposed a portable neuromuscular electrical stimulator for grasp restoration [4]. The original work describes a digitally controlled stimulation architecture based on a modified How-

land current source and discusses linear stimulation ramps and current-controlled stimulation behavior. In that investigation, predictable current control behavior is assumed as part of the stimulation architecture. However, detailed DAC-versus-current characterization curves under different load conditions are not presented, and the behavior implied by the architecture is not quantitatively characterized through correlation, regression, compliance, or load-consistency analyses.

The present work extends the original investigation by experimentally evaluating the output-stage transfer characteristic of the FES circuit. The purpose is not to redesign the STIMGRASP hardware or to provide a clinical validation of the stimulator. Instead, this study focuses on output-stage characterization: the relationship between DAC control voltage and delivered current, the effect of different resistive loads, the identification of a valid compliance region, and the derivation of an embedded DAC estimation model for open-loop operation.

The STIMGRASP circuit does not include current feedback to the microcontroller unit (MCU). Consequently, the output stage operates as an open-loop stimulation system, where the delivered current is not directly monitored during operation. Under this condition, predictable stimulation behavior depends on a sufficiently linear and repeatable relationship between DAC control voltage and output current within the valid operating region. In this work, the experimentally identified DAC-to-current transfer model is used for embedded DAC estimation. The user or application configures a desired stimulation current, and the firmware estimates the DAC voltage required to produce it. If the skin-electrode impedance increases, electrode contact becomes poor, or the load changes substantially, the output stage may reach voltage compliance and the delivered current may be lower than the modeled current. Without current feedback, this condition cannot be detected by the MCU in real time.

The main contributions of this paper are: (i) quantitative characterization of the DAC-voltage-to-output-current relationship; (ii) experimental compliance-region analysis based on load voltage; (iii) statistical validation of linearity using Pearson and Spearman correlations and regression metrics; (iv)

regression analysis by load and a single global model; and (v) discussion of the practical limitations of open-loop current estimation in the absence of closed-loop current monitoring.

II. BACKGROUND

A. Howland Current Source and Compliance Voltage

The Howland current source is commonly used when a voltage command must be converted into a load current [5]. Ideally, the output current is determined by the input control voltage and resistor network, and it remains independent of the load impedance. In practice, load-independent behavior is maintained only while the amplifier output can provide the voltage required by the load. This constraint is described by the compliance voltage [6].

For a resistive load, the load voltage can be reconstructed from the measured current as

$$V_{\text{load}} = I_{\text{out}} R_{\text{load}}, \quad (1)$$

where I_{out} is expressed in amperes and R_{load} in ohms. Current-source operation is expected to remain valid while

$$|V_{\text{load}}| < V_{\text{compliance}}. \quad (2)$$

Samples near or beyond the available output-voltage range may exhibit compliance-limited behavior, particularly for higher load resistances.

B. Open-Loop DAC Estimation

Because the evaluated FES circuit does not provide real-time current feedback to the MCU, the embedded controller cannot directly regulate the delivered current during stimulation. Instead, current configuration must rely on an experimentally identified DAC-to-current relationship to estimate the DAC voltage required for a desired stimulation current. The experimentally identified direct model is

$$I_{\text{out}} = aV_{\text{DAC}} + b, \quad (3)$$

where V_{DAC} is the DAC control voltage and a and b are regression coefficients. In the evaluated circuit, a is negative because increasing the DAC voltage decreases the output current.

The embedded DAC estimation equation is obtained by rearranging Equation 3:

$$V_{\text{DAC}} = \frac{I_{\text{target}} - b}{a}. \quad (4)$$

Equation 4 is valid only within the experimentally selected compliance region. Outside this region, the output current is constrained by the available output voltage and load resistance, and the DAC-to-current model may predict a current that cannot be physically delivered once the output stage reaches voltage compliance.

III. MATERIALS AND METHODS

A. Experimental Setup

The evaluated output stage was an FES circuit based on a Howland current source. The MCU controlled the stimulation command through a DAC voltage input. Dedicated experimental firmware was developed for this characterization. Its only function was to generate a controlled DAC ramp with an initial and final resting interval; it was not the conventional stimulation firmware and did not generate a complete FES pulse train with therapeutic stimulation parameters. The nominal resting or reference point of the DAC command was approximately 1.65 V. This value is not arbitrary: in the STIMGRASP output-stage circuit, it corresponds to the zero-current operating point, for which the output current is approximately 0 mA and the load voltage is consequently approximately 0 V. In this work, the intervals around this 1.65 V reference are referred to as the zero-current resting regime. The DAC voltage was swept from approximately 0 V to 3.3 V.

Figure 1 shows the evaluated DAC and Howland-current-source output stage as extracted from the STIMGRASP documentation. The schematic is used only to identify the characterized circuit block and does not imply a hardware redesign. It also highlights the oscilloscope voltage measurement points, labeled as Scope CH1 at the DAC output and Scope CH2 at the FES output.




Fig. 1. Evaluated DAC and Howland-current-source output stage.

Output current was measured experimentally using an external measurement setup with a 10 Ω shunt resistor. Three resistive loads were evaluated: 1 k Ω , 2 k Ω , and 4.7 k Ω . The present study is restricted to output-stage characterization under con-

trolled laboratory conditions. Resistive loads were used to represent controlled variations in equivalent human impedance and electrode contact quality while preserving repeatability. Such loads are useful for instrumentation analysis, but they do not fully reproduce the nonlinear, time-varying, and electrode-dependent behavior of the skin-electrode interface [7].

B. Data Acquisition

Raw data were acquired as CSV files exported by a Tektronix MSO46B oscilloscope using two analog channels. One channel measured the DAC voltage and the other measured the shunt voltage. The oscilloscope configuration is summarized in Table I.

TABLE I
OSCILLOSCOPE ACQUISITION CONFIGURATION

Parameter	Value
Oscilloscope model	MSO46B
Channels	CH1 and CH2, analog
Sample interval	80 μ s
Sample frequency	12.5 kHz
Vertical unit	V
Horizontal unit	s

Figure 2 shows a representative raw acquisition for the 1 k Ω load before any processing. This example is included only to illustrate the format of the acquired oscilloscope data and the preliminary relationship between DAC voltage and shunt voltage. The initial and final resting intervals are preserved in the raw CSV and are visible around the nominal 1.65 V DAC reference level, corresponding to the zero-current operating point of the evaluated output stage. The useful experimental interval corresponds to the DAC ramp.




Fig. 2. Raw DAC and shunt voltages for the 1 k Ω load.

The useful ramp region was extracted from each acquisition before model identification. In this context, ramp extraction means removing the initial and final zero-current resting-regime samples around the 1.65 V DAC reference and preserving only the swept DAC interval. The measured shunt voltage was converted into output current using the 10 Ω shunt

value. The output voltage was not directly measured; instead, it was inferred from Equation 1 using the calculated current and nominal load resistance.

C. Data Processing

The analysis pipeline first extracted the useful DAC-ramp interval corresponding to the experimental sweep from approximately 0 V to 3.3 V, removing the initial and final resting-regime samples around the nominal 1.65 V reference level. The shunt-voltage measurement was then converted into output current in milliamperes. The current signals were grouped by load resistance, as illustrated in Figure 3. This figure shows current evolution over acquisition samples after ramp extraction; it is not a direct current-versus-DAC-voltage representation. Converting the shunt-voltage measurements into output current made the compliance-limited behavior visible in the processed data. In this region, the load current no longer increases proportionally with the DAC-voltage command, because the output stage is constrained by the voltage required across the load.




Fig. 3. Calculated output current over acquisition samples.

In the next step, the DAC voltage axis was binned into 10 mV intervals to reduce granularity and measurement noise before compliance-region selection and model identification. For each load resistance and each DAC-voltage bin, the representative current value was obtained as the arithmetic mean of all current samples within that interval. The complete binned representation, shown in Figure 4, includes both the linear current-source region and the compliance-limited region. It is therefore appropriate for characterizing full-range behavior and operating limits, but it is not used directly for deriving the linear DAC estimation model.




Fig. 4. Binned output current versus DAC voltage.

D. Compliance-Limited Region Selection

The compliance-limited region was identified experimentally from the reconstructed load voltage. For each load, the minimum and maximum measured current values were used to estimate the corresponding minimum and maximum load voltages. The common valid experimental voltage interval was then selected as

$$V_{\min, \text{limit}} = \max(V_{\min, 1k}, V_{\min, 2k}, V_{\min, 4.7k}), \quad (5)$$

and

$$V_{\max, \text{limit}} = \min(V_{\max, 1k}, V_{\max, 2k}, V_{\max, 4.7k}). \quad (6)$$

This method avoids hardcoded voltage thresholds and selects a common interval in which all three loads remain experimentally inside the valid region.

The inferred voltage limits are summarized in Table II. The resulting common selected voltage interval was approximately -43.803 V to 46.330 V. Samples whose inferred V_{load} remained inside this interval formed the valid linear operating dataset. This distinction is essential: the complete binned data describe the full behavior of the circuit, whereas only the selected valid operating data are used for linearity, regression, residual, load-consistency, and embedded DAC estimation analyses.

TABLE II
EXPERIMENTAL LOAD-VOLTAGE LIMITS INFERRED FROM MEASURED CURRENT

Load	$V_{\min}$ (V)	$V_{\max}$ (V)
1 k Ω	-43.803	46.330
2 k Ω	-46.225	49.560
4.7 k Ω	-47.619	47.776
Common interval	-43.803	46.330

After removing samples outside this common compliance interval, Figure 5 shows the output current versus DAC voltage for the three evaluated loads. The remaining curves correspond to the selected linear operating region used for model identification. Their close agreement indicates that, once compliance-limited samples are excluded, the output current is mainly

determined by the DAC command rather than by the load resistance.




Fig. 5. Output current versus DAC voltage after compliance-limited sample removal.

E. Statistical Analysis and Model Identification

Pearson and Spearman correlations were computed for the selected linear operating region. Pearson correlation was used to quantify linear association, while Spearman correlation was used to evaluate monotonic association [8-9]. Compliance-limited samples were excluded before statistical analysis, so the reported linearity metrics refer only to the hardware-supported operating region used for model identification.

After correlation analysis, the DAC-to-current relationship was modeled as a linear regression problem in the form of Equation 3. Linear regression was first performed independently for each load to quantify load-specific slope, intercept, coefficient of determination, and estimation error in the valid region.

A second regression was then performed globally using all selected samples from the 1 k Ω , 2 k Ω , and 4.7 k Ω loads. For this global fit, each point was represented by a pair $(V_{\text{DAC}}, I_{\text{out}})$, with the load label retained only as auxiliary information. All points from the three loads were combined into a single dataset and used simultaneously in one linear regression. The objective was to identify a single embedded DAC estimation model valid across the evaluated loads inside the hardware-supported compliance interval.

The global regression was used as the basis for the open-loop DAC estimation model. Residuals were analyzed afterward to assess systematic deviations from this global model.

IV. RESULTS

A. Linear Operating Region

After removing samples outside the common valid voltage interval, the curves for 1 k Ω , 2 k Ω , and 4.7 k Ω overlap closely in the selected region. This indicates that the output current is primarily determined by the DAC voltage and not by the load resistance. The correlation results for this region are summarized in Table III. Pearson and Spearman correlation coefficients were very close to -1 for all loads, confirming highly linear and monotonic behavior after compliance-limited samples were removed. The negative sign is expected because, in the evaluated circuit, increasing DAC voltage decreases the output current.

TABLE III
PEARSON AND SPEARMAN CORRELATION RESULTS IN THE LINEAR OPERATING REGION

Load	r	p_r	ρ	p_ρ	n
1 k Ω	-0.999909	0.000000	-1.000000	0.000000	323
2 k Ω	-0.999899	0.000000	-1.000000	0.000000	164
4.7 k Ω	-0.999824	0.000000	-1.000000	0.000000	74

r : Pearson correlation coefficient; p_r : Pearson p-value; ρ : Spearman correlation coefficient; p_ρ : Spearman p-value; n : number of samples.

B. Linear Regression and Global Model

Linear regression in the selected operating region showed high linearity for all loads. Table IV summarizes the per-load regression coefficients, while Table V reports the corresponding estimation errors.

TABLE IV
LINEAR REGRESSION COEFFICIENTS BY LOAD IN THE VALID REGION

Load	a (mA/V)	b (mA)	R^2	SE (mA)
1 k Ω	-28.1153	46.6128	0.999819	0.02114
2 k Ω	-27.6292	45.5749	0.999799	0.03079
4.7 k Ω	-26.2052	42.9934	0.999648	0.05797

a : fitted slope; b : fitted intercept; R^2 : coefficient of determination; SE: standard error of the regression.

TABLE V
PER-LOAD ERROR METRICS IN THE VALID REGION

Load	MAE (mA)	RMSE (mA)	Max. (mA)
1 k Ω	0.2878	0.3532	0.7411
2 k Ω	0.1535	0.1855	0.4206
4.7 k Ω	0.0918	0.1051	0.2611

MAE: mean absolute error; RMSE: root mean square error; Max.: maximum absolute error.

The preferred embedded model is a single global linear model identified using all three loads within the valid linear region. Figure 6 shows the experimental curves and the resulting global linear model. The close overlap indicates that the open-loop DAC estimation model can represent the evaluated output stage across the tested loads, provided that the load voltage remains inside the compliance interval.




Fig. 6. Experimental current curves and global linear model.

TABLE VI
GLOBAL LINEAR MODEL PERFORMANCE METRICS

Metric	Value
Slope a (mA/V)	-28.040197
Intercept b (mA)	46.353724
R^2	0.999695
MAE (mA)	0.328845
RMSE (mA)	0.385635
Max. error (mA)	0.930634
Samples	561

a : fitted slope; b : fitted intercept; R^2 : coefficient of determination; MAE: mean absolute error; RMSE: root mean square error.

C. Residuals and Load Consistency

Figure 7 shows the residuals of the global linear model. The residual distribution was used to identify possible systematic deviations as a function of DAC voltage. Such deviations are important for embedded implementation because they define the expected open-loop estimation error in the absence of real-time current feedback.




Fig. 7. Residuals of the global linear model.

V. DISCUSSION

The results indicate that the evaluated Howland-based FES output stage exhibits strong linearity between DAC control voltage and output current within the experimentally selected valid region. Pearson correlation coefficients close to -1, Spearman correlations equal to or very close to -1, and R^2 values above 0.9996 demonstrate that the relationship is highly linear and monotonic after compliance-limited samples are removed. The negative sign of the correlations and fitted slopes is consistent with the polarity of the evaluated circuit, in which increasing DAC voltage decreases output current.

The nonlinear appearance of the complete DAC sweep is explained by compliance-limited behavior, not by a general loss of current-source linearity. The complete dataset is useful because it characterizes the experimental operating limits of the output stage. However, it mixes the linear current-source regime with a region where output current is constrained by the available voltage across the load. For this reason, compliance-limited samples were excluded from the regression analysis and from the derivation of the embedded DAC estimation model.

The global linear model is useful in practice for open-loop firmware current configuration. With coefficients a and b identified from the selected valid operating data, the MCU can estimate the required DAC voltage from the desired stimulation current using Equation 4. This supports the open-loop control strategy implied by the original STIMGRASP architecture while adding quantitative calibration and validation to the DAC-to-current transfer behavior described conceptually in the dissertation [4].

At the same time, the open-loop DAC estimation model has an important limitation: it is valid only inside the compliance region. In real use, increased skin-electrode impedance, poor electrode contact, or significant load changes may require an output voltage beyond the available compliance. In that case, the actual delivered current may be lower than the modeled current. Because the evaluated system does not include current feedback to the MCU, the firmware cannot detect this condition in real time. This limitation is directly related to the distinction between open-loop and closed-loop stimulation control discussed in the broader context of current-controlled FES systems.

Another limitation is the use of resistive loads. Although resistors provide repeatable and well-defined test conditions for output-stage characterization, they do not reproduce the nonlinear and time-varying impedance of the skin-electrode interface. Future work should therefore include tests with more realistic loads or electrode models. Hardware or firmware extensions for current feedback, compliance monitoring, or closed-loop current regulation should also be considered to improve robustness under changing load conditions.

VI. CONCLUSION

This paper presented an experimental characterization of the output-stage linearity of an FES circuit based on a Howland current source and related to the STIMGRASP stimulation

architecture. A DAC ramp was applied from approximately 0 V to 3.3 V, and output current was measured under 1 k Ω , 2 k Ω , and 4.7 k Ω resistive loads. The complete dataset was used to characterize compliance-limited behavior, while a common valid load-voltage interval of approximately -43.80 V to 46.33 V was selected for linearity and regression analyses.

Within this valid region, the DAC-to-current relationship was highly linear and monotonic for all tested loads, with Pearson and Spearman correlation coefficients close to -1. A single global linear model using all three loads is therefore appropriate for embedded open-loop DAC estimation, provided that operation remains within the compliance region. The main practical limitation is that, without real-time current feedback, the MCU cannot detect when load changes or skin-electrode impedance cause compliance-limited operation. The study complements the original STIMGRASP investigation by adding quantitative transfer characterization, statistical validation, compliance-region analysis, and open-loop DAC estimation discussion.

REFERENCES

- [1] M. A. Khan, H. Fares, H. Ghayvat, I. C. Brunner, S. Puthusserypady, B. Razavi, M. Lansberg, A. Poon, and K. J. Meador, "A systematic review on functional electrical stimulation based rehabilitation systems for upper limb post-stroke recovery," *Frontiers in Neurology*, vol. 14, 2023.
- [2] P. H. Peckham and J. S. Knutson, "Functional electrical stimulation for neuromuscular applications," *Annual Review of Biomedical Engineering*, vol. 7, no. 1, pp. 327–360, Aug. 2005.
- [3] J. L. V. Luna, M. Krenn, J. A. Cortés, and W. Mayr, "Comparison of current and voltage control techniques for neuromuscular electrical stimulation in the anterior thigh," *Biomedical Engineering / Biomedizinische Technik*, Jan. 2013.
- [4] R. G. Barelli, "Stimgrasp: estimulador neuromuscular para restauração de padrões de preensão," Master's thesis, Centro Universitário FEI, 2017.
- [5] R. A. Matos and M. C. F. Castro, "Power amplifier topologies for functional electrical stimulation: A comparison between howland current source and wilson current mirror," in *Proceedings of the IEEE*, 2023.
- [6] A. J. and I. J. Raglend, "Analytical study of howland current source model," in *2012 International Conference on Computing, Electronics and Electrical Technologies (ICCEET)*. IEEE, 2012, pp. 314–318.
- [7] W. G. Besio and A. Prasad, "Analysis of skin-electrode impedance using concentric ring electrode," in *Proceedings of the 28th Annual International Conference of the IEEE Engineering in Medicine and Biology Society (EMBS)*, 2006, pp. 6414–6417.
- [8] J. Hauke and T. Kossowski, "Comparison of values of pearson's and spearman's correlation coefficients on the same sets of data," *Quaestiones Geographicae*, vol. 30, no. 2, pp. 87–93, Jun. 2011.
- [9] P. Schober, C. Boer, and L. A. Schwarte, "Correlation coefficients: Appropriate use and interpretation," *Anesthesia & Analgesia*, vol. 126, no. 5, pp. 1763–1768, May 2018.